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In this dissertation, the research mainly focused on discussing ESD failure event 
simulation and ESD modeling, seeking solutions for ESD issues by simulating ESD event and 
predict possible ESD reliability problem in IC design. The research involves failure phenomenon 
caused by ESD/ EOS stress, mainly on the thermal failure due to inevitable self-heating during 
an ESD stress. Standard Complementary Metal-Oxide-Semiconductor (CMOS) process and high 
voltage Doublediffusion Metal-Oxide-Semiconductor (DMOS) process are used for design of 
experiment. A multi-function test platform High Power Pulse Instrument (HPPI) is used for ESD 
event evaluation and device characterization. SPICE-like software ADICE is for back-end 
simulation. 
Electrostatic Discharges (ESD) is one of the hazard that may affect IC circuit function 
and cause serious damage to the chip. The importance of ESD protection has been raised since 
the CMOS technology advanced and the dimension of transistors scales down. On the other hand, 
the variety of applications of chips is also making corresponding ESD protection difficult to meet 
different design requirement. Aside from typical requirements such as core circuit operation 
voltage, maximum accepted leakage current, breakdown conditions for the process and overall 
device sizes, special applications like radio frequency and power electronic requires ESD to be 
low parasitic capacitance and can sustain high level energy. In that case, a proper ESD protection 
design demands not only a robust ESD protection scheme, but co-design with the inner circuit. 
For that purpose, it is necessary to simulate the results of ESD impact on IC and find out possible 
weak point of the circuit and improve it. The first step of the simulation is to have corresponding 
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models available. Unfortunately, ESD models, especially there are lack of circuit-level ESD 
models that provide quick and accurate prediction of ESD event. 
In this dissertation paper, ESD models, especially ESD failure models for device thermal 
failure are introduced, with modeling methodology accordingly. First, an introduction for ESD 
event and typical ESD protection schemes are introduced. Its purpose is to give basic concept of 
ESD. For ESD failure models, two typical types can be categorized depends on the physical 
mechanisms that cause the ESD damage. One is the gate oxide breakdown, which is electric field 
related. The other is the thermal-related failure, which stems from the self-heating effect 
associated with the large current passing through the ESD protection structure. The first one has 
become increasingly challenging with the aggressive scaling of the gate dielectric in advanced 
processes and ESD protection for that need to be carefully designed. The second one, thermal 
failure widely exists in semiconductor devices as long as there is ESD current flow through the 
device and accumulate heat at junctions. Considering the universality of thermal failure in ESD 
device, it is imperative to establish a model to simulate ESD caused thermal failure. 
Several works related to ESD model can be done. One crucial part for a failure model is 
to define the failure criterion. As common solution for ESD simulation and failure prediction. 
The maximum current level or breakdown voltage is used to judge whether a device fails under 
ESD stresses. Such failure criteria based on measurable voltage or current values are 
straightforward and can be easy to implemented in simulation tools. However, the shortcoming 
of these failure criteria is each failure criterion is specifically designed for certain ESD stress 
condition. For example, the failure voltage level for Human Body Model and Charged Device 
Model are quite different, and it is hard to judge a device’s ESD capability under standard test 
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conditions based on its transmission line pulse test result. So it is necessary to look deeper into 
the physical mechanism of device failure under ESD and find a more universal failure criterion 
for various stress conditions. 
As one of the major failure mechanisms, thermal failure evaluated by temperature is a 
more universal failure criterion for device failure under ESD stress. Whatever the stress model is, 
the device will fail if a critical temperature is reached at certain part inside the device and cause 
structural damage. Then finding out that critical temperature is crucial to define the failure point 
for device thermal failure. One chapter of this dissertation will focus on discussing this issue and 
propose a simple method to give close estimation of the real failure temperature for typical ESD 
devices. 
Combined these related works, a comprehensive diode model for ESD simulation is 
proposed. Using existing ESD models, diode I-V characteristic from low current turn-on to high 
current saturation can be simulated. By using temperature as the failure criterion, the last point of 
diode operation, or the second breakdown point, can be accurately predicted.  
Additional investigation of ESD capability of devices for special case like vertical GaN 
diode is discussed in Chapter IV. Due to the distinct material property of GaN, the vertical GaN 
diode exhibits unique and interesting quasi-static I-V curves quite different from conventional 
silicon semiconductor devices. And that I-V curve varies with different pulse width, indicating 
strong conductivity modulation of diode neutral region that will delay the complete turn-on of 
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CHAPTER 1 INTRODUCTION 
1.1 ESD Event and ESD Failure 
Since the first Integrated Circuit (IC) was invented in 1950s, the semiconductor IC has 
evolved dramatically in both dimension and scale. Following the “Moore’s Law” for decades, 
the performance of IC has improved a lot with more transistors integrated on a single small chip 
[1]. On the other hand, with the shrinking dimension of transistors, problems in manufacture and 
reliability have emerged increasingly. To meet various requirement of applications (radio 
frequency [2], power electronics [3], MEMS [4], magnetic recording [5]), the fabrication and 
function of ICs has been greatly specified. 
Long before the IC manufacture entered the era of sub-micrometer. Electrostatic 
Discharge (ESD) event is one of the major effect that influence the IC product reliability [6-8]. It 
is an inevitable event during the whole cycle of IC fabrication, packaging, transportation and 
application. Once there is electric charge generated and accumulated either by ordinary 
movement, like rubbing a doorknob or walking on a carpet, or transfer charge from one object to 
another, electrostatic discharge may occur, causing short-time but high voltage spark. Such 
discharge flowing through electric device may damage the vulnerable part of the IC, especially at 
the input/output port. 
A whole protection design for ESD event is a systematic work, which involves both IC 
design and manufacture. Protection must include on-chip and off-chip design. Thus, it is a 
difficult work requires case-by-case solutions. It is reported that during the whole cycle of IC 
product, 37% failure is caused by ESD/EOS event [7]. The solution for ESD/EOS problem must 
be taken seriously. 
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Before IC manufacture entered sub-micrometer, ESD was not a big problem in IC design. 
The transistor was large with thick gate oxide that can sustain significant ESD stress without 
extra protection. IC was able to pass ESD test with only a few protection at the I/O port. The 
major attention is paid to other reliability issue, like circuit soft failure, threshold voltage shift 
and latch-up [9, 10]. While with advanced IC technology, semiconductor transistor has become 
smaller but it has to face the same level of ESD stress and it makes IC more vulnerable, hard 
failure (gate oxide breakdown, P-N junction secondary breakdown, metal interconnection 
melting) may occur. 
On the other hand, different IC products are fabricated for different application. For 
example, the ESD protection design for radio frequency circuit require not only a robust ESD 
protection, but an inserted ESD unit with very low parasitic effect[11, 12]. Special fabrication 
process such as Micro-Electro-Mechanical Systems (MEMS) and carbon nano-tube may need 
extra consideration of ESD [13, 14]. Even ordinary IC may encounter the dilemma between ESD 
robustness and compact circuit area. Such special requirement for different circuit application 
means there is no universal ESD protection for every situation. 
To better evaluate ESD stress under various situations, people have standardize ESD into 
several ESD models: 
(1) HBM (Human-Body-Model) [15]; 
(2) CDM (Charged- Device-Model) [16]; 
(3) IEC (International-Electrotechnical-Commission); 
(4) HMM (Human-Metal-Model) [17, 18]; 
(5) MM (Machine-Model) [19]; 
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These are the main ESD models that IC designer must concern. They cover major ESD 
event a chip may encounter and require corresponding ESD protection schemes. The following 
section will introduce these ESD models briefly. 
 
1.1.1 HBM Model 
 
Figure 1-1 A simplified equivalent circuit for HBM ESD model. 
 
HBM represents a charged human body contacts one pin of a grounded semiconductor 
device or an IC directly, transferring the charge into the device. Figure 1-1 shows its equivalent 
circuit. The C=100pF represents the equivalent capacitance of human body, the charge generated 
by rubbing or transferred from other objects is stored on this capacitance temporarily. Once the 
switch is closed with node B, namely the human body touches a grounded semiconductor device, 
electrostatic energy will discharge through a simple circuit and release on the device. 
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In the HBM equivalent circuit, RHBM = 1.5kΩ and LHBM = 7500nH are used to replicate a 
charged human body. Those values may vary a bit according to different standards include MIL-
STD-883E [20], ESDA/JEDEC JS-001-2014 [21].  
 
1.1.2 CDM Model 
 
Figure 1-2 An equivalent circuit for CDM ESD stress model. 
 
The charge device model (CDM) was aiming to model a package IC with charge already 
on it, and discharge the ESD energy through its pin when a pin contacts a grounded object or 
conductive surface. Such situation is highly possible during the manufacturing and assembly of 
ICs. Figure 1-2 gives the equivalent circuit of CDM. It should be noted that the parasitic 
resistance is smaller than the resistance in HBM, causing a much fast discharge event with higher 
overshoot peak at the very beginning of CDM event. This may be more deadly event for some 
applications, especially for the thin gate oxide of MOS transistors in more advanced process 
technology. Also due to the fast and short overshoot, damage may still occur even the circuit if 
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protected by ESD unit if the ESD unit doesn’t respond fast enough. The commonly used standard 
for CDM are known as ESDA/JEDEC JS-002-2014 [22].  
 
1.1.3 MM Model 
Similar to HBM, MM is to model charged machines (metal tools, mechanical arm) 
contacts with one pin of a grounded chip. But MM has some parasitic inductance and lower 
parasitic capacitance than HBM, which will cause ESD impact in reverse direction, leading to 
more severe damage to the chip. Figure 1-3 is the typical equivalent circuit for MM. The 
commonly used standard for CDM are known as STM5.2-2012 – Electronic [23]. 
 
Figure 1-3 An equivalent circuit for MM ESD stress model. 
 
1.1.4 IEC and HMM model 
HBM, CDM and MM are ESD models for single component, they can be tested on wafer 
level or packaged chips. When the ICs are integrated with other components and assembled in a 
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system, the performance of component level ESD may degrade. The overall performance of a 
system must be evaluated with new ESD models. To ensure the system-level ESD robustness, 
IEC standard was developed for system level ESD testing [24-26]. An ESD gun, specialized 
tester, is usually used to produce such ESD stress. The HMM model is used to predict system 
level ESD robustness prior to assembly [27, 28]. It reproduce the situation that ESD discharge 
caused by a human touching a pin of a grounded component with a metal tool. 
 
1.1.5 ESD Testing Method 
Most ESD models can only evaluated the ESD level of a device under test (DUT), but 
cannot characterize it. It requires a method to reveal how the DUT behave under ESD stresses. 
The transmission-line pulse (TLP) system has been used to characterize on-chip ESD protection 
structure in the integrated circuit industry [29, 30].  This technique has been introduced by 
T.J.Maloney and N.Khurana in 1985 [31]. A schematic of a TLP system is shown in Figure 1-4. 
It is composed of a pulse generator, the transmission line and the DUT, together they form a 
closed transmission line. The incident and reflection waveforms on the transmission line are 
captured and recorded. Unlike a DC measurement using a step in test waveform, TLP generates a 
sequence of discrete waveforms but with increasing magnitude. Each waveform and its results 




Figure 1-4 A TLP equivalent diagram. 
 
Typical TLP system generated pulses with a rise time of 0.5 ns ~ 10ns, pulse width of 75 
ns ~ 150 ns. There are several types of TLP system depending on how the pulse is generated and 
measured, such as Time Domain Reflection (TDR), Time Domain Transmission (TDT), Time 
Domain Reflection and Transmission (TDRT) and Current source (with 500 ohm load resistance). 
For the TDR, it can be categorized into TDR-O and TDR-S. Figure 1-5 gives one example of 
how a TLP I-V curve is plotted. As pulse is generated and flow through the transmission line, the 
incident and reflected voltage/current waveforms are captured by a high sampling rate 
oscilloscope. Using the stabilized portion (70% ~ 90%) of the voltage/current waveforms as one 
pair of voltage/current values, a sequence of voltage/current data points can be obtained with the 
increasing magnitude of the TLP pulses. Connecting those data dots, a TLP I-V curved can be 
drawn as represented in Figure 1-5. It must be noticed that even the other portion of the TLP 
waveforms contains valuable information. It can be seen that at the very beginning of the 
transient voltage waveform, there is a sharp peak, which is called overshoot [32]. The overshoot 
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with its peak value and the duration is the key criterion that reflects the response time of the ESD 
protection unit. With a smaller overshoot, the ESD device can turn-on much faster to handle fast 
ESD impact with large energy [33]. 
 
Figure 1-5 A diagram shows how a TLP I-V curve is plotted. 
 
1.1.6 Multi-pin Test 
For packaged chip, it usually has multi-pin configuration, depending on the chip and 
package type. To evaluate the ESD robustness of the product comprehensively, it requires the 
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chip being tested under different ESD models, and pass certain level for each model. In general, 
an industrial IC product will require HBM ≥ 2KV, CDM ≥ 1KV, MM ≥ 200V. For applications 
that the I/O contacts outer interface frequently, like USB, HDMI and RFIC, higher ESD levels 
are mandatory. Besides ESD models, most IC product have to pass the latch-up test to ensure the 
chip functions normally under ESD/EOS situations. As aforementioned, the product must pass 
several IEC model tests to ensure the product at system level ESD and its Electro Magnetic 
Compatibility (EMC). 
Since a chip usually has multi-pin configuration but conventional ESD test is a pin-to-pin 
test, a test pattern is needed when performed a full chip test. The below Figure 1-6 depicts eight 











1.1.7  Latch-up Test 
Although it’s not an ESD damage, latch-up event is usually boned with ESD test. By 
draining voltage/current through the chip, it can check latch-up immunity of the chip and prevent 
possible hard/soft failure due to the defects of the design. Below Figure 1-7 is a standard 
procedure of latch-up test: 
1) All inputs tie to high; 
2) Outputs are floating; 
3) At time T2, the DUT is tested at its normal operation condition (from VDD to VSS); 
4) Adding drain voltage/current test signal during time T3 to T4 (current at I/O pins, 
voltage on VDD and VSS); 
5) Measure the current between VDD and VSS at time T5, compare it with recorded 
current value at time T2; 
6) If Inorm < 25mA, then IT5 > Inorm + 10mA is a latch-up. If Inorm > 25mA, then IT5 > 




Figure 1-7 Latch-up test and the input test signal. 
 
1.2 Basic ESD protection devices 
1.2.1 Introduction 
Before we discuss about different device used for ESD protection, it is necessary to 
introduce the basic concept of ESD design window and ESD protection schemes.  
As aforementioned that ESD protection is a case-by-case design, for different protection 
target, proper ESD unit must be chosen carefully. There is a concept of ESD design window 
must be met for each design. Figure 1-8 shows a typical ESD design window and I-V 
characteristics of a basic ESD protection device. The ESD design window has two boundaries. 
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The lower limit is defined by the normal operation voltage of the circuit being protected. The 
holding voltage, or the lowest voltage that ESD unit can reach must higher than this lower limit, 
or the circuit may in risk of latup-up during ESD/EOS event. The upper limit of the ESD design 
window is defined by the hard failure voltage of the protected circuit, usually it is the gate oxide 
breakdown voltage of an input MOSFET or the drain-source breakdown voltage of the output 
drive transistor [34, 35]. The ESD unit cannot work beyond the upper limit, otherwise the inner 
circuit may be damaged by the ESD/EOS stress. A 10% safety margin is usually needed to make 
ESD protection designs more reliable. An ideal ESD protection unit has a fixed trigger voltage 
and very low on-resistance, however, which is contradicted with reality. A conventional ESD 
device will turn-on with a certain on-resistance and this on-resistance will gradually increase at 
high current region due to self-heating effect. Moreover, with more advanced IC process 
technology, the ESD design window is shrinking with upper and lower boundary closing in. 





Figure 1-8 ESD design window. 
 
There are several typical devices that can be used for ESD protection, all are evolved 
from conventional device but due to the purpose for ESD protection, modifications are made. 
 
1.2.2 Diode 
P-N junction diode is the simplest structure but a very effective ESD protection device. It 
has very low parasitic effect and easy to do metal interconnection [36, 37]. However, as most 
semiconductor devices designed for ESD protection, it comes with pros and cons. 
1) Diode has very low turn-on voltage (0.6V ~ 0.8V) at forward direction, which could 
be either an advantage or disadvantage. For low voltage protection, we cannot find 
any other device that provides such low turn-on voltage. However, for operation 
voltage a bit higher, like over 2V, it requires three or four diodes in series, that series 
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connection will probably introduce a parasitic effect called Darlington effect and 
increase the leakage of diodes in series. 
2) Although the turn-on voltage of diode’s reverse direction is pretty high, the current 
capability of reverse conduction is very low. To achieve acceptable ESD current 
capability by using a reverse-biased diode, that diode must be very large, which will 
occupy a significant layout area. 
3) Nonetheless, the parasitic capacitance per unit area for diode is very low, which 
makes diode an ideal candidate for RF ESD protection. Moreover, due to the simple 
structure of diode, its SPICE model is more accurate than other devices with 
complicated structures, thus circuit design could simulate and predict circuit 
performance with diode ESD protection in-situ. 
4) Fast turn-on speed is another merit comes with diode protection. Short term ESD 
event like CDM requires ESD protection unit to respond within 1ns. To meet such 
rigid requirement, diodes are usually used as a secondary protection for CDM event. 




Figure 1-9 Cross-sections of typical diode structures for ESD application in CMOS process. 
 
As we may expect, diodes with poly gate structure has fast turn-on speed but will 
introduce extra parasitic capacitance. To prevent this, metal interconnection and layout of these 
diodes is a delicate work. 
As aforementioned, diodes in series may increase the leakage current due to the 
Darlington effect. It is a negative side-effect we must diminish when designing diode string 
protection scheme. As Figure 1-10 shows there is always a substrate to support the P-N junction 
diodes, thus for P+/Nwell diode, there is a parasitic P+/Nwell/Psub BJT as T1, T2 and T3 in the 
figure. The emitter of T2 is connected with the base of T1, The emitter of T3 is connected with 
base of T2. In that case, three BJTs form a cascade configuration and amplify the leakage current. 




Figure 1-10 Cross-sections of P+/Nwell diodes with parasitic BJT paths embedded. 
 
𝐼𝐸 = (1 + 𝛽)𝐼𝐵                                                                              (1.1)                                                                  
and  
𝐼𝐷 = 𝐼𝑠 ∙ exp (
𝑉𝐷
𝑉𝑇











= 𝑉𝑛 + (𝑛 − 1)𝑉𝑇 ln(𝛽 + 1)          (1.3)  
suppose the gain of each diode is β, then the total voltage across the diode string is 











]                     (1.4) 
finally, the leakage current caused by Darlington effect could be 
𝐼𝐿𝑒𝑎𝑘𝑎𝑔𝑒 = 𝐼𝐸1 = 𝐼𝑠 ∙ exp (
𝑉𝑠𝑢𝑚
𝑛𝑉𝑇
) ∙ (1 + 𝛽)
𝑛−1
2                                                 (1.5)                                                                    
compared with the static current of an ideal diode string, which is 
𝐼𝐿𝑒𝑎𝑘𝑎𝑔𝑒 = 𝐼𝑠 ∙ exp (
𝑉𝑠𝑢𝑚
𝑛𝑉𝑇
)                                                              (1.6)                                                  
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the leakage is increased by a factor of (1 + 𝛽)
𝑛−1




As the above analysis, due to the Darlington effect, the static leakage is a large portion of 
the total current. Due to the Webster Effect [38], such high current injection will lower the 
resistance of the base region and reduce efficiency of the emitter. Thus the ESD current 
capability of the diode string is reduce equivalently. 
This negative effect is not very obvious when diodes are place far away from each other, 
however, as a compact layout is required in advanced CMOS process, devices are putting closely 
to each other to save layout area. In that case, the gain of the paracitc BJT will increase 
significantly, causing the inevitable Darlington Effect. Technology Computer Aided Design 
(TCAD) simulation gives an example in detail (Figure 1-11). When current increases, the high 
current region in red color has moved from diode string to the substrate and continuously reduce 




Figure 1-11 TCAD simulation of the total current density charts in a diode string. 
 
1.2.3 MOSFET 
Compared with diodes and SCRs, grounded-gate NMOS (GGNMOS) is more like a 
compromise option. It has better ESD area efficiency but still lower than SCR. The snapback is 
not as deep as SCR’s, but enough for GGNMOS provide proper current capability. Because of 
these merit of GGNMOS, it can easily meet corresponding ESD window and widely used in 
standard I/O cell. 
Unlike a NMOS for circuit application using the channel region to conduct current, rather, 
GGNMOS works as a BJT using the body region to conduct large portion of the ESD current. 
When a GGNMOS triggers under ESD stress, the channel will conduct the early portion of the 
ESD current. The gate and channel structure ensure the GGNMOS will turn-on soon enough 
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before the ESD energy cause damage to the inner circuit. As current increases, current flows 
through the channel will assist the embedded BJT to turn-on. Although the single GGNMOS 
structure is simple, it is more concerned about GGNMOS in multi-finger configuration when 
used in real situations. 
 
 
Figure 1-12 Layout and cross-section of a multi-finger GGNMOS configuration. 
 
Figure 1-12 is an overview of a multi-finger GGNMOS. It can be seen that for multi-
finger configuration, except the gate length, finger width and drain contact to gate space these 
single finger parameters, another major change introduced is the body tie. Since the P+ body tie 
is only around the multi-finger GGNMOS array, each finger has different distance to the body tie. 
This may cause non-uniformly conducting when triggering the multi-finger GGNMOS. To 
mitigate this, several technology is introduced. The most commonly used one is the silicide block 
and ballast resistor. The silicide block layer will prevent the generation of silicide at drain side, 
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adding a small resistance at drain side. Although this will slightly degrade the performance of 
each GGNMOS, the overall uniformly conducting is improved. 
Another advantage of using GGNMOS as I/O ESD protection is saving area. Albeit the 
GGNMOS itself is not the ESD device with the most area efficiency, its value in I/O protection 
is intrinsic. As we know, for port with input and output function both, input MOSFET transistors 
are in parallel with output MOSFET transistors. In that case, those MOSFET can not only be 
drive transistors, but provide ESD protection capability in off-state. 
  
1.2.4 SCR 
Another type of commonly used snapback ESD protection device is silicon controlled 
rectifier (SCR) [40, 41]. It is a commonly used power electronic device, but its high power, high 
current capability is very valuable for ESD protection.  
The cross-section of a standard SCR structure is shown in below Figure 1-13. By adding 
P+ and N+ in the adjacent Pwell and Nwell, a PNP BJT and a NPN BJT are interconnected. 
Figure 1-13 gives the equivalent circuit of SCR. The collector of PNP is connected with the base 
of NPN, and NPN is draining current from the base of PNP. Thus, a positive feedback is formed. 
Once ESD current flow through the well resistor of both BJTs and forms a voltage bias, BJTs are 




Figure 1-13 Cross-section and the equivalent circuit of the SCR structure. 
 
The emitter current flowing through both BJTs occupies the majority of the ESD current, 
as 𝐼𝑒𝑛 = 𝐼𝑒𝑝 ≫ 𝐼𝑝𝑤, 𝐼𝑛𝑤. For both PNP and NPN, we have 
𝐼𝑐𝑛 ≅ 𝐼𝑏𝑝                                                                                      (1.7)   
𝐼𝑐𝑝 ≅ 𝐼𝑏𝑛                                                                                      (1.8)  
in that case we have 
𝐼𝑏𝑝 ≅ 𝐼𝑐𝑛 = 𝛽𝑛𝐼𝑏𝑛 ≤ 𝛽𝑝𝐼𝑐𝑝 = 𝛽𝑛𝛽𝑝𝐼𝑏𝑛                                (1.9) 
or, as SCR in snapback condition 
𝛽𝑛𝛽𝑝 ≥ 1                                                                                 (1.10)     
when including well current Ipw and Inw, it will be 
𝐼 = 𝐼𝑒𝑝 + 𝐼𝑛𝑤                                                                          (1.11)   
𝐼 = 𝐼𝑒𝑛 + 𝐼𝑝𝑤                                                                          (1.12)      
thus, the total current should be 
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𝐼 = 𝐼𝑐𝑝 + 𝐼𝑐𝑛 = 𝛼𝑝𝐼𝑒𝑝 + 𝐼𝑐𝑝0 + 𝛼𝑛𝐼𝑒𝑛 + 𝐼𝑐𝑛0                                    (1.13)                                                
𝐼 = 𝛼𝑝(𝐼𝑒𝑝 + 𝐼𝑛𝑤) = 𝛼𝑝𝐼𝑛𝑤 + 𝐼𝑐𝑝0 + 𝛼𝑛(𝐼𝑒𝑛 + 𝐼𝑝𝑤) = 𝛼𝑛𝐼𝑝𝑤 + 𝐼𝑐𝑛0                  (1.14)                           
where 𝛼𝑝, 𝛼𝑛are the common base gain of PNP and NPN BJT, 𝐼𝑐𝑝0, 𝐼𝑐𝑛0 are saturation current 




= 𝐼𝐻                                                      (1.15)       
where IH is the holding current when SCR enters snapback state. 
for the holding voltage, the emitter resistors rep and ren must be considered. 
𝑉𝐻 = 𝑉𝑝𝐵𝐸 + 𝑉𝑛𝐵𝐸 + 𝐼 ∙ 𝑟𝑒𝑝 ∙ 𝑉𝑛𝐵𝐸 + 𝐼 ∙ 𝑟𝑒𝑛 + 𝑉𝑝𝑜𝑡𝑒𝑛𝑡𝑖𝑎𝑙                           (1.16)       
 As we can see, with increasing I, the voltage across 𝐼 ∙ 𝑟𝑒𝑝 ∙ 𝑉𝑛𝐵𝐸 + 𝐼 ∙ 𝑟𝑒𝑛 is increasing, 
which represents as the on-resistance of the SCR. The Vpotential is barrier across the reversed 
Nwell/Pwell. It is influenced by the junction shape, doping concentration of the Nwell/Pwell 
junction. In that case, one way to increase the holding voltage is to stretch the base width of two 
BJTs or lower the doping concentration, however, this will reduce the current gains of PNP and 
increase the junction reverse breakdown voltage, or the trigger voltage. If the gains are lowered 
too much, the condition 𝛽𝑛𝛽𝑝 ≥ 1  may not meet, the SCR will not turn-on into a positive 
feedback. 
 Due to the positive feedback and deep snapback feature, SCRs usually possess the feature 
of high trigger voltage and very low holding voltage. Although this will provide very high ESD 
current capability and very low on-resistance, the I-V curve of SCR may not meet the ESD 




1.3 Dissertation outline 
Different technologies and applications require customized ESD consideration at the 
early stage of design and development. The goal of this research is to develop compact models 
for circuit level ESD simulation and investigate ESD failure related issues. This dissertation is 
summarized as following: 
Chapter 1 presents some of related the background information, from the ESD event, 
ESD test models and test method. Since this dissertation focuses on ESD models, ESD failure 
and failure model related topics are. Chapter 2 gives one approach of ESD failure model and 
model parameter extraction method. This modeling methodology uses temperature instead of 
voltage or current values to predict device failure due to thermal energy. Chapter 3 takes a deep 
look into the physical mechanism behind device thermal failure, and proposed a new method to 
estimate the failure temperature for typical ESD devices. Chapter 4 reports a comprehensive 
diode model for circuit level ESD simulation. ESD related issues like overshoot, on-resistance 
variation and in-device temperature increment during stress, are included in this model.  Chapter 
5 investigate the ESD performance of vertical Gallium nitride (GaN) diode in forward 
conducting. The experiment results show interesting turn-on delay phenomenon for vertical GaN 




CHAPTER 2 JUNCTION THERMAL FAILURE MODEL FOR 
DEVICES SUBJECT TO ELECTROSTATIC DISCHARGE STRESSES 
2.1 Introduction 
As the ICs is highly integrated with shrinking transistor size, the silicon ICs are becoming 
more vulnerable to ESD stresses, thus, simulating ESD event and finding potential reliability 
defects prior to fabrication is highly valuable for developing and improving IC designs. Since 
ESD stresses tend to push devices to operate beyond their normal region of operation, 
conventional models are incompetent to support simulations in the ESD current-voltage regime. 
Moreover, as ESD stress may push devices to their final failure point, failure prediction models 
are also required when simulating for ESD Classification test levels. 
Compact models are established based on physical mechanism, and there are two major 
ESD-induced damages responsible for the catastrophic failure[43, 44]; dielectric breakdown, 
which is electric field-related [45], and thermal failure, which is energy dissipation/temperature-
related [46-48]. Dielectric breakdown typically occurs at the gate of MOS devices, and is getting 
increasingly important due to the aggressive scaling of MOS-gate dimensions as well as 
dielectric thicknesses in advanced CMOS processes [49]. On the other hand, thermal failure is 
more common as current flows through any layer or junction in the IC and continuously heats the 
structure. 
Thermal failures have been reported in the literature and can be simulated in many ways 
[46-52]. It is a delicate way using TCAD software to solve the differential heat conduction 
equations numerically and predict thermal conduction in devices. Such method, however, are 
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limited by the complexity when simulating a small circuit performed in mixed-mode. They are 
incompatible with parameter-based compact circuit models.  
The thermal failure of a semiconductor component is evaluated by the power-to-failure 
(Pf) within a stress pulse time (tf), assuming the stress power is constant. Reports in the literature 
[46, 47] established physical electro-thermal models to describe the Pf as a function of pulse 
duration. Wunsch-Bell first described the thermal failure process as linear curves with time 
dependency of t-1/2 in a log timescale plot using one dimensional analysis [46]. Later, a wider 
pulse time spectrum was expanded and divided into different time ranges, describing the 
observed dependence of Pf with respect to tf in experiments [47, 48]. Dwyer’s work [48] 
extended the Wunsch-Bell model into a larger time-scale range in which the three dimensional 
thermal diffusion is divided into several time regions using the time scales ta, tb, and tc. As the 
curve depicted in Figure 2-1, the first portion of the curve is the adiabatic region, typically within 
short time of 10ns. It has a time dependence of 1/t. From tens of nanoseconds to microseconds, it 
is the Wunsch-Bell region where the plot fits a 1/t1/2 slope. For a very long stress time, typically 




Figure 2-1 Input power-to-failure as a function of electrical pulse width, for a constant ΔT, 
across a reverse-biased junction. 
 
Other Circuit-level simulation of thermal failure in ESD events has been proposed using 
different approaches. Some [51, 52] used the above described power-to-failure or Wunsch-Bell 
relations to predict failure in rectangle pulses with constant power. An approach has been using 
thermal networks with infinite stages, based on the differential heat diffusion equation [50]. This 
necessitated elaborated program coding to incorporate them in circuit simulators, which limited 
its adoption.   These methods assumes thermal failure under constant stress, but the reality is that 
ESD stresses are characterized by electrical waveforms with irregular shapes. Others try to use 
the average power of an ESD pulse [53] or exponentially decaying current profile [54] to 
represent a given ESD stress, such as the HBM, however, such methods indicate we must 
establish different failure models according to different ESD stress model, such as Charged 
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CDM or HMM. Additionally, the input stress waveform may be distorted after passing through 
various circuitry interfaces. To address these shortcomings in the successful adoption of thermal 
failure models for large scale circuit simulation, defining a modeling framework that can be 
implemented in SPICE and applicable in simulations using arbitrary ESD stress conditions 
urgently needed [55].  
 
2.2 Modeling and Characterization 
A sub-circuit compact model for device failure under ESD stress is proposed. The model 
is designed to be fully compatible with SPICE circuit simulation tools. For a given ESD stress, it 
reproduces the thermal behavior in the device by simulating temperature variations in discrete 
stages. Model parameters are extracted using measurement data from a High Power Pulse 
Instrument (HPPI) tester which generates pulses with widths ranging from 5ns to 500 ns. The p-n 
junction structures are first picked up to establish the model, since they are the most fundamental 
building blocks in many devices. Once model parameters are extracted, temperature variation 
can be simulated within the sub-circuit model. The compact model is verified by comparing the 
measured and calculated failure power with respect to failure time results. 
Most thermal failures occurring in semiconductors are related to current filament that 
pushes lattice temperature to a critical level. As a fundamental structure in the CMOS process, p-
n junctions function as a trigger element of most passive ESD protection devices and across 
which, the majority of ESD stress drops on it. Thus, it is susceptible to ESD damage when the 
discharged energy flows through the device.  
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Figure 2-2 shows the TCAD simulation of temperature distribution in a reverse biased p-
n diode at the end of an ESD stress. When the pulse voltage exceeds the junction reverse 
breakdown voltage, leakage current increases exponentially and heats the junction area 
continuously. The silicon region with the highest temperature is the hotspot and is located near 
the silicon surface [56]. Due to the competition between heat generation and heat dissipation, 
heat id generated at hotspot and diffuses into deep silicon. The temperature keeps rising until the 
end of the pulse stress or a thermal equilibrium state is reached. Whenever a critical temperature 
is reached at the hotspot during this period, the device fails. 
 
 
Figure 2-2 Simulated lattice temperature contours with three different thermal regions.  
 
A cutline in Figure 2-2 is drawn from the hotspot near the surface of the device to deep 
silicon region, by combining temperature contours at different time frame, the time dependent 
temperature variation of a 100 ns pulse stress can be probed (Figure 2-3). The temperature at the 
hotspot region rises when the electrical pulse stress is applied. The region deep into the silicon 
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follows slowly due to the delay in the heat diffusion. After pulse ends in 100 ns, the highest 
temperature is recorded in the hotspot region. The temperature begins to drop thereafter.  
 
 
Figure 2-3 Time dependent temperature variation along the depth of junction structure under a 
transient pulse stress. 
 
2.3 Model Parameter Extraction 
According to time-dependent temperature variation depicted in Fig. 2-3, heat dissipates 
from the hotspot towards the silicon bulk, which contributes to a temperature gradient in device. 
Thus, the device may be partitioned into thermal regions with different temperature levels they 
represent. The junction region in Figure 2-2 is divided into three regions as the dashed lines 
indicate. The small one in red color is the hotspot region with the highest temperature, 
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surrounded by the Region-2 with a lower temperature. Between the Region-2 and the rest of the 
bulk material is Region-3, in which the temperature gradually degrades until the ambient 
temperature is reached. 
A Cauer ladder thermal equivalent circuit has been used to model device self-heating [57]. 
Based on the analogy between electrical and thermal conductions [58, 59], the thermal behavior 
can be reproduced as an electrical circuit. The electrical equivalent of power and temperature are 
current and voltage, respectively. The thermal capacity is similar to a capacitor in an electrical 
circuit, and the efficiency of heat dissipation is measured by thermal resistors. Thus, the larger 
the thermal capacitor, the more thermal energy it can store, and the smaller thermal resistor, the 
faster heat transfers between adjacent regions. 
The three stage circuit shown in Figure 2-4 has been used as the thermal failure model in 
this study. The current source P0 represents the input ESD power that generates heat in unit of 
watt. The capacitor and resistor pairs represent the volume of thermal energy and heat dissipation 
efficiency in the thermal regions as shown in Figure 2-2. The hotspot region is equivalent to the 
C1 capacitor in the thermal circuit. Since the capacitors represent the region from the hotspot 
(small volume) to deep bulk inside the silicon (large volume), the boundary condition for the 




Figure 2-4 Equivalent circuit for the compact junction thermal failure model. 
 
There is always heat dissipation as long as there is temperature differential between two 
adjacent regions. The values of the resistors define how fast heat can be transferred from inner 
region to outer silicon. A small resistances indicate fast heat dissipation. It is obvious that a 
model with more stages can achieve higher accuracy, to balance between accuracy and 
complexity, we choose a three-stage model here. Given the values of the R’s and the C’s, the 
thermal behavior in a p-n junction region can be mapped into temperature variation in the model 
with discrete stages,  
 The parameters of the thermal circuit are extracted from experimental measurement 
under different pulse stresses. Two types of p-n diodes, namely P+/Nwell and N+/Pwell, and one 
GGNMOS are used for the extraction. The diodes’ dimensions are 25 µm × 25 µm square shape 
and 10 µm ×100 µm rectangle shape for both n-type and p-type diodes. As for the ggNMOS, it is 
designed as multi-finger device with 200 µm total width. The characterization is carried out by 
an HPPI transmission line pulse (TLP) tester with 4-pin probe Kelvin configuration. A high 
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frequency oscilloscope at the back-end of data sampling is used to capture the reflected 
waveforms. Six pulse widths of 5, 10, 50, 100, 200, and 500 ns have been used to characterize 
the device. 
This time range covers most of the ESD stresses of interest. The TLP tester stresses the 
device with increasing pulse levels until hard failure occurs. Failure is identified as the current 
(It2) and voltage (Vt2) where the voltage collapses or the current increases exponentially. Six 
pulse widths indicate there will be six thermal failure points obtained for each device tested. The 
product of the Vt2 and It2 yields the power-to-failure (Pf), as shown in Figure 2-5. Six pulse 
widths yield six Pf waveforms accordingly. Table 2-1 lists the extracted Pf values for model 
fitting. A square-like waveform approximation is used in this case, for both, forward and reverse 
bias. 
 




Table 2-1 MEASURED FAILURE POWER FOR MODEL FITTING 
   Pf(W)&t(ns) 5 10 50 100 200 500 
   Reverse 
 
Square 7.50 6.74 5.01 4.35 3.96 3.63 
Rectangle 15.75 15.05 10.71 9.22 8.43 7.48 
   Forward 
 
Square 24.15 17.53 11.92 9.97 7.78 6.01 
Rectangle 22.32 15.69 11.77 8.56 6.25 4.69 
   ggNMOS 200µm 83.92 51.96 27.86 21.8 18.9 13.9 
 
The next step in the modeling process is to extract the parameters of components in the 
equivalent circuit. First, Pf functions as the initial power P0 in Figure 2-4. With the boundary 
conditions of P0 and pulse width, the values of the R’s and the C’s were extracted by using the 
fitting tool like ADS to fit the end pulse temperature on C1 to correspond to a fail temperature, 
Tfail. Notice that there is still no conclusive Tfail value for thermal failure temperature in silicon, 
users can define any value as the Tfail, but the extracted R and C parameters will change 
accordingly. Once Tfail is reached on C1 in the simulation, the device is permanently damaged 
marked as the device hard failure. 
Assuming that during the stress, device temperature increment is 1,000 from background 
temperature of 0 and ends at Tfail=1,000, the temperature variation in the device can be simulated 
as three discrete temperatures on thermal capacitors in Figure 2-4. 
Figure 2-6 is one example of the fitting setup to extract R and C values using ADS 
software. An optimization goal is setup that the temperature increment under six different pulse 
width stresses reaches a consistent Tfail=1,000, then the R and C values right for the optimization, 
namely the parameters for the thermal failure model. To avoid false parameters being extracted, 




Figure 2-6 ADS software tool setup for parameters extraction 
 
Table 2-1 gives extracted R and C values for the thermal circuit model. Parameters for 
both forward and reverse directions are extracted. With these parameters, temperature variation 
during the pulse stress is reproduced as the discrete temperature curves on the three thermal 
stages. Figure 2-7 shows one such example of a 25 µm × 25 µm square shape diode and its 
temperature simulation curve. 
Table 2-2 EXTRACTED R AND C VALUES 
R(Ω)&C(nF) C1 R1 C2 R2 C3 R3 
Reverse 
 
Square 0.0107 131 0.404 108 7.203 71 
Rectangle 0.003 56 0.780 53 7.394 29 
Forward 
 
Square 0.072 55 0.498 23 1.828 99 
Rectangle 0.062 64 1.396 176 4.014 13 







Figure 2-7 Simulated temperature vs, time curves in the three thermal regions of the square-




Although only the discrete temperature distribution in the silicon region is simulated, it 
still reflects the correct physical mechanisms within the device. Just as the assumption of the 
thermal failure, for high power stress, thermal energy is generated fast and dissipation is slow, 
thus failure temperature is reached in a very short period of time. While during a long pulse with 
much lower power levels, the temperature rises slowly, leading to a very long period of time 
before failure temperature is reached. 
Figure 2-7 (b) and Figure 2-7(c) also show the simulated temperature variation curves on 
the C2 and C3 capacitors, which verify the assumption of the thermal failure. They represent the 
rest of silicon region adjacent to background bulk region. As heat diffuse into deep silicon, the 
temperature decays gradually from Region-1 to Region-3. For short pulse failure, when C1 
reaches the failure temperature, there is little thermal energy dissipate into Region-2 and Region-
3, thus temperature increment is very low in these two regions. However, when device fails 
under long pulse, there is enough time for heat to dissipate into deep silicon, heating Region-2 
and Region-3 to higher temperatures. These simulated results correlate well with the numerical 
TCAD simulations shown in Figure 2-2. 
 
2.4 Model Verification 
In the previous mentioned modeling framework, the thermal failure in silicon was 
evaluated as power-to-failure at a failure time, and when silicon device fails, a collapse in the 
voltage and an increase in the current transient waveforms can be observed. Based on such an 
assumption, additional Pf vs. failure time data can be obtained by using different pulse duration 
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with different power level. These test results can be used for model verification to complement 
the six fixed pulse widths discussed earlier. 
Assuming stressing the same device with higher power level but longer pulse width, we 
can observe thermal failure will occurs at the mid of a long pulse as voltage waveform drop off 
or current waveform jump up. In Figure 2-8, the continuous curves are predicting curve of Pf vs. 
failure time (red curve) and failure energy vs. failure time (blue curve) obtained by the model 
simulation in previous section. Red dots and blue dots are measured Pf vs. failure time and 
failure energy vs. failure time data points, respectively. It can be seen that all the measured 
failure points correlate with the simulated points, the shorter the pulse the higher the failure 
power. It should be noted that Pf decreases exponentially as pulse width increases, which 




Figure 2-8 Comparison of simulated and measured failure power/energy vs. failure time data for 
a rectangle shape diode under different pulse widths. 
 
The thermal failure model has been implemented using Verilog-A as a failure monitor in 
a SPICE-type simulator. The monitor uses the current and voltage, the product of which is used 
to calculate the injected instantaneous power, and it is fed into the thermal equivalent circuit. The 
monitor gives the temperature rise as its output. A temperature controlled switch is added in 
parallel with the diode model. The switch is open under normal operation conditions, and once 
the temperature at C1 reaches the critical value Tfail, the switch will become closed. When the 
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ESD stress causes the diode to fail a low resistance path between the diode anode and cathode is 
established indicative of a failure. 
In that case, we can apply the thermal failure monitor in circuit level ESD simulation. 
Figure 2-9 demonstrates the simulation results, as well as the measurement data, for the 25 µm × 
25 µm diode during a TLP pulse that caused device failure. The ESD stress source is a 
rectangular pulse with 50 Ω impedance. The pulse width of this specific stress is 50 ns. 
 
 
Figure 2-9 Simulation results using a TLP pulse that caused device failure (the solid lines for the 
measurement and the dash lines for the simulation). 
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The diode uses the standard SPICE diode model. The measured data showed that when 
hard failure occurs, the voltage dropped significantly in the middle of the stress pulse and the 
current became several times higher at the same time point. The power, derived from the product 
of current and voltage, decreased approximately 25%. The leakage current measured before and 
after the pulse stress indicated that the device had failed during the stress and the voltage drop 
and current rise were obviously the result of the failure. The simulation matches the measured 
voltage, the measured current and the measured power very well (curves in green color). The 
simulated temperatures are plotted in Figure 2-9(d) from which we can see the temperature at C1 
reaching the critical failure point of Tfail=1,000 at around 37 ns. Also, we can observe 
temperature variation in deep silicon regions, represented by C2 and C3, with much lower 
temperature increment. This thermal failure model has no restriction on stress power profile and 
can be applied to more complicated transient stress waveforms.  
Figure 2-10 shows the SPICE simulation results under HBM stress. The waveform 
changes immediately before and after device failure for the same diode shown in Figure 2-9. The 
measurement data were obtained using an HPPI TLP tester. The simulated temperature at C1 
was also plotted in Figure 2-10(b). Once failure temperature is reached during simulated stress, 
the device turns into a short circuit configuration and the power has an abrupt change. Compared 
to the measured waveform, this simulation accurately predicted the device failure under transient 
HBM stress. It can be seen that the temperature rises very quickly at the rising edge of the stress 




Figure 2-10 HBM power waveforms from measurement and simulation and the corresponding 
simulated temperature at the stress levels close to device failure. 
 
Functions as a core model only for monitoring temperature rise and thermal failure, this 
model has no explicit geometric parameters. In other words, it is not a scalable model yet. 
However, the geometry effects are actually included and embedded in the device models as R 
and C values. Extracted R and C values will changed with different junction geometries. 
Combined with existing electrical models for simulation under ESD stress [60], this model can 
be used as a thermal failure monitor in ESD event simulation for any devices, according to the 
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different device types or dimensions, the extracted model parameters will change accordingly as 
proper capacitance and resistance values. 
As aforementioned, the thermal failure model can be applied to different device as long 
as the device’s temperature rises under an ESD stress and fails due to thermal failure. Figure 
2-11 shows an example of a GGNMOS with silicide block. After the GGNMOS trigger and 
snapbacks into a low resistance state, ESD current flows through the reversed p-n junction at the 
drain-body interface and continuously heat the device.  With the diode being replaced by a 200 
µm GGNMOS model, the voltage and current simulated are convert into stress power. As failure 
temperature reached, a secondary snapback phenomenon can be observed as device fails and 
turns into a short circuit state.  The NMOS model includes the core MOS component and the 
parasitic bipolar NPN device [60]. The measured I-V curve was obtained using 100 ns TLP and 
10 ns vfTLP measurement, respectively. 
 
Figure 2-11 Simulation of secondary snapback in a GGNMOS with combination of the thermal 





A compact model designed for predicting the device thermal failure under the ESD stress 
has been proposed. The model is derived from the physical thermal behavior in device during an 
ESD stress. Device geometry is accounted for in the effective parameter extraction procedure. It 
can be implemented SPICE like simulator using Verilog-A, making it compatible with industry-
standard circuit-level simulators. Simulations by this model were found consistent with the 
physics and in good agreement with the measurement. Under rectangular TLP pulse and transient 
HBM stresses the accuracy of the model simulation is verified. The model can be used as a 
thermal failure monitor, along with ESD capable compact models of devices, to predict thermal 




CHAPTER 3 INVESTIGATION OF FAILURE TEMPERATURES OF 
SEMICONDUCTOR DEVICES UNDER ELECTROSTATIC 
DISCHARGE STRESSES  
3.1 Introduction 
Thermal runaway is one of the major mechanism responsible for semiconductor device’s 
irreversible damage. In-device temperature under test rises in-situ during an electrical stress due 
to inevitable self-heating. The competition between heat generation and heat dissipation will 
determine whether the device fails due to reaching a critical failure temperature or entering a 
thermal equilibrium state. As a common failure criteria, failure voltage and/or current values are 
use as ESD design parameter, however, extracting the thermal failure temperature gives better 
physical insight into the degradation of the device. Moreover, the failure criterion of temperature 
can be potentially valuable for ESD simulation under arbitrary stress waveform. That doesn’t 
mean the two sets of parameters are mutually exclusive, and actually failure current/voltage as 
well as failure temperature can complement each other when performing ESD simulations [55]. 
Although with such pros, there is difficulty to apply temperature as a failure criterion, for 
direct measurement of the failure temperature in a device during an ESD event is very 
challenging, or even impossible, as the self-heating by an ESD event may be too short to be 
captured by a thermal detector. Moreover, little thermal energy may escape from the device’s 
surface as most of the heat diffuses into the bulk [56]. This makes a direct observation of 
temperature very difficult.  
On the other hand, different temperature values have been used as boundary conditions 
for thermal failure analysis, and there is still dispute on which as a failure criterion. It is 
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commonly accepted that devices fail when the temperature reaches the silicon melting 
temperature (~1,414 °C). While it has been argued that the device damage threshold is much 
lower due to the temperature where the intrinsic carrier concentration is equal to the background 
doping concentration [61], or known as the intrinsic temperature. It was also reported that the 
onset of thermal breakdown occurs when the thermally generated free carriers become 
significant in comparison with the avalanche generated free carriers [62]. Besides the junction 
region through which most current flows, failures may also take place at the silicon-aluminum 
interface where the eutectic temperature is approximately 550°C. However, none of the failure 
mechanisms have been decisively verified by experiments. And it is highly possible that failure 
temperature varies according to device types and stress conditions. 
To determine the critical temperature responsible for an ESD-induced thermal failure, an 
experimental procedure based on the electrical-thermal analogy is proposed in this paper [63]. 
Such a methodology enables the extraction of the failure temperature for typical device types and, 
consequently, the determination of the proper failure criterion for the purpose of ESD event 
simulations. Physical insights into the extracted failure temperature with respect to stress time 
are also illustrated and discussed. 
 
3.2 Experimental Methodology 
Device thermal behavior under ESD stress is difficult to observe directly, and it is highly 
dependent on stress power and duration. With shorter stress duration, the visibility of thermal 
emission decreases. TCAD simulations provides one solution to look into the thermal flow in 
semiconductors. Figure 3-1depicts the thermal profile in a diode stressed by short and long 
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electrical pulses. By adjusting the stress levels of a 10ns pulse and a 200ns pulse, the same 
maximum lattice temperature can be achieved at the end of each pulse. Their temperature 
distribution, however, will be very different. Under a short pulse, the thermal region barely 
expands, while for the longer pulse the peak temperature is reached with a much bigger 
corresponding thermal region.  
 
Figure 3-1 Simulated temperature distributions in a diode under a short (10 ns) (left) and a long 
(200 ns) (right) electrical pulses. 
 
Thermal failure in semiconductor devices can be described by the power-to-failure (Pf) 
versus time (t) relationship 
𝑃𝑓 = 𝑓(𝑇𝑓 − 𝑇0, 𝑡
𝑛)                                                          (3.1)  
where T0 is the ambient temperature and also the starting temperature, n is the time index 
depending on the time range of the ESD event, and Tf is the failure temperature. The equation 
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can be expressed in different forms depending on the time duration which ranges from the 
adiabatic region to thermal equilibrium state [48].  
 Since there is an analogy between heat conduction and electrical conduction [58], the 
time-dependent thermal diffusion and the expansion of the thermal region in a semiconductor 
device can be mapped into an equivalent circuit [55, 64], as shown in Figure 3-2.  The voltage 
across the circuit corresponds to the temperature increase in the device, moreover, since there is 
only one stage in the equivalent circuit, we are assuming a uniform heating of the material. 
 
 
Figure 3-2 One-stage thermal equivalent circuit. The voltage on capacitor C is equivalent to the 
average temperature in the region under stress. 
 
 During a transient stress, heat is generated in the device and diffuses from the hotspot to 
the deep silicon, namely the heat-sink. When a constant power P is applied at time t=0, the 
temperature change can be expressed analytically as 
𝑇 − 𝑇0 = 𝑃 ∙ 𝑅 ∙ (1 − 𝑒
−𝑡
𝑅𝐶)                                                           (3.2)  
 
where P is the power-to-failure, R stands for the thermal diffusion efficiency, C represents the 
thermal capacity of the thermal region, and t represents the duration of the stress. For the case 
where a device fails under a stress with a fixed pulse width but at different ambient temperatures 
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T0, the temperature T reaches the failure temperature Tf and (2) can be simplified into a linear 
equation 
𝑇𝑓 − 𝑇0 = 𝑃𝑓 ∙ 𝐵                                                             (3.3)  
 
where B = R(1-e-t/RC) is a constant representing for a given pulse width t. In case of the linear 
form of the equation, it indicates that Pf   is lower for a higher T0 and if the starting temperature 
T0 is high enough, stress power could be equal to zero. Therefore, Tf can be extracted from the 
intercept of the Pf vs. T0 plot. 
Note that there is only one stage in the equivalent circuit, thus we are assuming only one 
temperature representing the device temperature and the voltage across C in Figure 3-2 is a value 
representing the average temperature in the heated region. While this is not accurate for actual 
physical behavior behind thermal failure because the device does not heat uniformly due to the 
nature of thermal conduction. 
A HPPI TLP tester with 4-pin Kelvin configuration was used for device characterization. 
The HPPI tester, generate a sequence of rectangular current pulses with increasing magnitude. 
The pulse widths range from 5 ns to 200 ns. Ambient temperatures from -50 °C (223 K) to 
250°C (523 K) were used in the design of the experiment. 
Figure 3-3 depicts an example of this extraction methodology. It is an N+/Pwell 25 µm × 
25 µm diode. First, the reverse bias quasi-static I-V curves of an n-diode are measured at 
different ambient temperatures, as depicted in Figure 3-3(a). Since the amplitude of the stress 
pulse increases slowly, the power level of each pulse is just slightly higher than its previous 
pulse. In that case, once a pulse stresses the device, device always fails at the end of the pulse 
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duration. Pf is calculated using the last point before secondary breakdown under different pulse 
widths; namely 5 to 200 ns (see Figure 3-3(b)). Since five pulse widths are applied to the same 
device, five Pf values are obtained for each ambient temperature. Then plotting all the data dots 
of Pf in a Pf vs. temperature plot. If connect the data dots of Pf under the same pulse width but 
different starting ambient, and extend the line to intercept it with temperature axis, we can 
extrapolate corresponding Tf from the Pf versus temperature curve.  The value of Tf also varies 
due to the expansion of the thermal region with the pulse width. 
 
Figure 3-3  (a) I-V curves of a reverse-biased n-diode stressed under 5ns pulses at different 
ambient temperatures, and (b) failure power vs. temperature lines and extracted failure 
temperatures (intercept points on the x-axis) for the same diode 
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3.3 Measurement Results and Analysis 
Four different diodes are chosen to testify this method. Applying the same method and 
extracting Tf vs. stress time (i.e., TLP pulse duration), the results are shown in Figure 3-5. The 
extracted Tf reaches its peaks at about 1,600 K for the shortest pulse, then with a fast decay 
temperature lowered to a near constant temperature of 900 K as the pulse duration is increased 
beyond 50 ns. The decreasing trend of extracted Tf is one proof of the expansion of the thermal 
region. As shown in Figure 3-4(a), for the thermal failure under a short pulse, failure occurs very 
quickly, thus there is no time for heat to dissipate into deep silicon. In other words, heat is 
confined within a small hotspot, with relatively uniform temperature distribution. Whereas for 
the case of a long pulse (Figure 3-4(b)), the thermal region expands after considerable thermal 
buildup, and the extracted temperature decreases due to spatial distribution of the temperature 
beyond the hotspot. In that case, the extracted Tf under the shortest pulse of 5 ns is high and 
uniform which is closest to the temperature of the hotspot, and therefore is closest to the real 




Figure 3-4 Difference of average temperature under short (a) and long (b) pulse stress 
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The extracted Tf under the 5 ns pulse is much higher than the intrinsic temperature (Ti) of 
1,000 K, calculated based on the background doping concentration of 1018/cm3 and 
conventionally deemed as the temperature responsible for the thermal failure. However, such a 
high failure temperature corresponds to the finding reported in [62, 65] that, at high current 
levels, secondary breakdown occurs once heat produces enough minority carriers to support the 
increasing current without raising the electric field. Although both n-diode and p-diode show 
similar exponential decreasing trends of the extracted Tf. The trend is somewhat different these 
two types of diodes because of the different free carrier types. The flat curve seen beyond 50 ns 
indicates that the expansion of thermal region is slowing down and the temperature distributions 
in the heated core are basically the same regardless of the pulse widths. 
 
Figure 3-5 Effective failure temperature vs. pulse duration characteristics obtained for four 
different diodes: single-finger n-diode and p-diode with a square shape (25μm x 25μm) and a 




Still, some may wonder the accuracy of this method, especially for assuming a uniform 
temperature distribution in the thermal region. To evaluate the accuracy of this estimation 
method and approach the real failure temperature in the right way, we need to discuss about 
where the error comes from. The accuracy of this estimation method is affected by two factors. 
The first is the assumption of uniform temperature distribution within the thermal region, as 
aforementioned. The effective failure temperature, as extracted based on the model used 
corresponds to the average temperature in that region, instead of a temperature distribution with 
gradient. Thus, the effective failure temperature represents all the thermal energy within the 
thermal region and is always below the highest temperature at the hotspot, i.e., the true failure 
temperature. In this way, it implies that the method will underestimates the true failure 
temperature because average temperature is always lower than the highest temperature in it. The 
second factor is the constant thermal capacity and conductivity used in the model. As we known, 
thermal capacity and conductivity are not constant during a temperature variation event, but 
temperature dependent. To estimate the error of our method using a constant C, we first use the 
re-written equation (1) to calculate the temperature increase ∆T due to power: 
∆𝑇 = 𝑃 ∙ 𝑅 ∙ (1 − 𝑒−
𝑡
𝑅𝐶)                                                             (3.4) 
Using the Taylor series, this equation can be expanded to 
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∆𝑇 ∙ 𝐶 = 𝑃 ∙ 𝑡                                                                                (3.6)        
This equation only contains C, and thermal resistivity (conductivity) is omit with higher order 
terms. It indicates that the temperature rise is only related to the thermal capacitor C. Such 
observation agrees with the Wunsch-Bell theory described in [46] and [48], that when stress 
during is very short, thermal process is only related to the thermal capacity. In other words, 
device’s thermal behavior is an adiabatic process under the very short pulse. 
Now we only need to consider a changing thermal capacity. The Figure 3-6 below shows 
an empirical curve of C vs. temperature. According to equation (3.7), the integral area between 
ambient temperature (for example, 223K, 373K and 523K) should be proportional to the 
measured failure energy with a constant α: 
𝛼 ∙ ∫ 𝐶(𝑇) ∙ 𝑑𝑇
𝑓𝑎𝑖𝑙𝑢𝑟𝑒 𝑡𝑒𝑚𝑝𝑒𝑟𝑎𝑡𝑢𝑟𝑒
𝑎𝑚𝑏𝑖𝑒𝑛𝑡 𝑡𝑒𝑚𝑝𝑒𝑟𝑎𝑡𝑢𝑟𝑒
 = 𝑃 ∙ 𝑡                                     (3.7)           
Using the integral area and measured failure power, one can get the effective failure temperature. 
 
Figure 3-6 Temperature dependence of thermal capacity 
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 For example, in Figure 3-7, measured failure powers for an n-diode with an area of 25 
µm × 25 µm under a 5-ns pulse are 11.6688 W @ 223 K, 10.0624 W @373 K and 8.8868 W @ 
523 K. By locating the failure temperature and making the integral area proportional to measured 
failure power, the extracted failure temperature using this method is 1350 K, which is about 100 
K below the linear fitting method we proposed. This discrepancy results from the non-constant C 
vs. temperature. However, the increase of C saturates quickly as temperature rises, making the 
increase of integral area at low temperature relatively insignificant compared to the entire 











In that case, by assuming a constant thermal capacity C will overestimate the failure 
temperature. Consider the goal of finding approximation of failure temperature, we can assume 
the estimation under very short pulse, like 5 ns, is reliable, especially combine the overestimation 
with the underestimation by assuming a uniform thermal region. In other words, the two factors 
of this method somehow counteract each other, making the effective failure temperature not far 
from the real failure temperature, and is very close to the real value if only the short pulses data 
is used. For short pulses, heat dissipation is negligible and devices’ thermal behavior is an 
adiabatic process [47]. In such cases, the temperature rise from a pulse stress depends only on the 
thermal capacity and is not affected by thermal conductivity. Considering these two opposite 
effects, it is safe to conclude that the effective failure temperatures obtained under very short 
pulses are close to the true failure temperatures and are well above the intrinsic temperatures. 
Figure 3-9 shows the effective failure temperatures obtained from other types of devices. 
Two GGNMOS and two NPN bipolar transistors (BJTs). For the GGNMOS, the effective failure 
temperature starts from a high value of 1,500 K, drops to about 1,200 K and remains flat when 
the pulse duration is increased beyond 50 ns. This result also demonstrated that T=Ti is not the 
thermal failure condition for the GGNMOS and BJT under ESD stresses.  
Different device types also result in different thermal boundary conditions. The bottom two 
figures of Figure 3-8 shows the TCAD simulation of a GGNMOS, the temperature distributions 
under a short (10ns) and long (200ns) pulse are definitely different. Moreover, the thermal 
boundary conditions for GGNMOS are also quite different from diodes’. As we can see that after 
reaching a high temperature, heat doesn’t spread as deeply as in diodes. Instead, heat spreading 
stops within a very small region near surface. This phenomenon is explained in [51], which 
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stems from the specific thermal boundary conditions of the NMOS, the thermal region of which 
is approximately a rectangular box underneath the gate and the drain sidewall defined by the 
channel width, channel length, and diffusion depth. Due to the small size of the thermal region, 
heat diffusion reaches the boundary of thermal region very quickly, resulting in a relatively 
higher average temperature value. For the diodes and BJTs, on the other hand, the thermal 
regions are relatively larger and hence the lower average temperatures. As a result, the stabilized 
temperature for GGNMOS is noticeably higher than those of the diodes and BJTs, as an indirect 
evidence for the confined thermal boundary for GGNMOS. 
 
 
Figure 3-8 Simulated temperature distributions in a diode (top) and in a GGNMOS (bottom) 
under the short (10ns) (left) and long (200ns) (right) pulses. 
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Moreover, the non-uniform conduction at corners and edges in multi-stripe devices leads to 
effective failure power values that do not scale with device dimension. It makes the final 
temperature curves deviates from each other, which is clearly observed in the case of multi-stripe 
GGNMOS. 
 
Figure 3-9 Effective failure temperature vs. pulse duration characteristics obtained for four 
devices: two GGNMOS and two NPN BJTs. 
 
The same heating and failure concept applies to forward biased P/N diodes, but ESD-
induced failures in these conditions are more likely to take place at the metal lines due to higher 
failure power of forward diodes and higher temperature increment in the metal line. When the 
same approximation method is applied to more complex devices, multiple hotspot may occur, 
revealing other failure mechanisms accordingly. More research work on this subject will be done 





An experimental method to estimate the ESD-induced failure temperature in a semiconductor 
device was proposed. This development was based on the electrical-heat conduction analogy. 
This methodology allows for the estimation of failure temperatures of different device types. 
Extracted failure temperatures as a function of electrical pulse duration were measured on diodes, 
GGNMOS, and BJTs using the TLP tester. The observed failures were reported and the 
underlying physical mechanisms were discussed. The results indicate that the failure 
temperatures of semiconductor devices under ESD stresses are higher than the deemed critical 
temperature at which the semiconductor becomes intrinsic. This work offers a practical approach 
for evaluating the ESD-induced failure temperature, which is a better failure criterion for ESD 
modeling and simulation. 
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CHAPTER 4 A COMPREHENSIVE DIODE MODEL FOR 
SIMULATION UNDER ELECTROSTATIC DISCHARGE STRESSES 
4.1 Introduction 
IC failure caused by ESD and electrical over stress (EOS) is the one of major reliability 
issues that designer must concern about prior to fabrication. Adding ESD unit is the most 
common solution to protect IC products from ESD/EOS stresses. However, as transistor 
shrinking its dimension in advanced technologies, it’s getting difficult to design proper ESD unit 
capable of protecting the inner circuit with moderate layout area. Simulation of ESD event is 
very valuable to predict possible ESD failure and elevate ESD robustness of circuit design with 
affordable cost. Although SPICE models are available for validation of IC reliability at circuit 
level, ESD may push device beyond its normal operation region into a high voltage/current state, 
even reaching the failure point. ESD simulation based on current models are inaccurate in such 
extreme conditions. To support accurate simulation of device behaviors during ESD events, 
compact device models are required. 
No single compact model can achieve ESD simulation at full timeframe scale. Instead, it 
better to combine related compact models together. Figure 4-1 is a typical diagram show how 
compact ESD models correlate with each other. First, there are ESD electrical models which are 
used to simulate electrical response of device under ESD stresses, such as overshoot, dynamic 
resistance of device during stress, reverse breakdown of P-N junction structure. The output of 
which are usually voltage/current waveforms. These output waveforms then become the input of 
ESD failure models, these models are monitoring one or several key indices during simulation, 
like temperature, voltage, current, or electric field strength, to see if a failure criterion is reached. 
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Certain simulated results are feedback to ESD electrical models to improve the accuracy of 
simulation, like the temperature, which will influence carrier mobility. With the results of both 
kinds of models, the ESD capability of the design is evaluated, then improvement can be made. 
 
 
Figure 4-1 A diagram of a comprehensive ESD model consists of several compact models 
 
As one of the major devices used for ESD protection, diode provide basic ESD protection 
capability and was first to be modeled at circuit level for ESD simulation. Moreover, as the P-N 
junction widely exists in ESD devices, functions as an ESD trigger structure and sustains most of 
ESD energy, modeling of P-N junction diode could be substantially useful for modeling other 
ESD devices with P-N junction structures. Unlike in its normal operation condition, a diode 
under ESD stress may exhibit uncommon characteristics. At high current region, the ESD 
performance of diode degrades. An ESD protection scheme is unreliable if the design is based on 
a conventional diode model which only consists of diode forward turn-on characteristics at low 
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current region. Due to self-heating and velocity saturation effects, on-resistance of P-N junction 
diode will increase dramatically when conducting current is pushed to a high value. 
Corresponding modeling description is required to reflect such inevitable physical phenomenon 
under high energy ESD stresses. Finally, a hard failure point will be reached and the device is 
irreversibly damaged. Failure models are required for the purpose of predicting such hard failure 
caused by ESD. On the other hand, various ESD stresses demands corresponding protection 
strategies. For transient stresses, especially those with fast rise time, the ESD protection unit 
must respond quickly enough to prevent high voltage overshoot causing damage to the inner 
circuit. In that case, modeling of overshoot phenomenon is a necessity. 
In this chapter, a comprehensive diode model consists of several compact models is 
proposed. First model for overshoot or forward recovery phenomenon of diode forward turn-on 
is discussed. It is a key feature to evaluate diode’s ESD capability when handling fast transient 
ESD stresses. Then, the on-resistance variation phenomenon at high current operation region is 
attributed to the self-heating and velocity saturation effects. By introducing a failure index 
related to temperature, a junction thermal failure model is developed to monitor temperature rise 
during stress and predict possible thermal failure if a critical temperature is reached. These 
models are abstraction of device physical mechanisms under ESD stresses and simulate different 
aspects of diode behavior in ESD events. Combined with current diode SPICE models, the 
complex of models is able to simulate diode I-V characteristics from low voltage turn-on to high 





4.2 Modeling of Overshoot at Diode Forward Turn-on 
The early version of diode overshoot model stems from diode forward recovery derived 
or the case of ideal current source, or for DC switch condition [66, 67]. It is questionable when 
describing a fast transient event, like ESD stress.  
A well accepted model for forward recovery of diode turn-on assumes the modulation of 
diode’s quasi-neutral region causes the delay of diode fully turn-on, and such turn-on delay can 
be modeled as a modulation of series resistor RS [68] 






                                                        (4.1) 
where RS0 is the constant part in the total resistance in series representing the finite resistivity of 
metal interconnection, highly doped P+ and N+ regions. The second term at right hand side of 
the equation is the modulated part. For a P+/Nwell diode, this modulation region will be in the 
Nwell, and vice versa for a N+/Pwell diode. RSM is the resistance of the N− region before 
conductivity modulation begins. Q0 is the threshold charge for the onset of resistance modulation, 
and QM is the modulated  charge  for  neutralizing  the  excess  electron  carriers  in neutral  
region, and it is linked to the diode current Id by 
 
𝑄𝑀 = 𝜏 ∙ 𝐼𝑑                                                                                (4.2) 
 




The parameters in this model equation can be extracted from measurement, while if 
parameters for device fabrication and dimension is available, there is an extension for this 
overshoot model with 





                                                                                  (4.4) 
where w and A are parameters of diode dimension representing the width and area of the P-N 
junction. NA is the doping concentration of the low doped neutral region. q is the elementary 
electron charge. γ is used for representing the average distance between the highly doped N+ and 
P+ regions in a lateral diode. Ntt is named as the carrier distribution factor, which accounts for 
the distribution of carriers in the neutral region. D is the diffusion constant. The extension of the 
model takes into account the saturation of carrier drift velocities and makes use of device 
fabrication and dimension parameters. When such data is not available for modeling, fitting 
parameter values extracted from measurement is also an alternative, which provide a flexible 
option for the overshoot model. 
From the equation, it can be assumed that the ideal diode forward turn-on time is τ. For 
times shorter than τ, the modulated charge QM is well below the threshold charge Q0 in the 
neutral region, namely QM << Q0. As a result, the series resistance RS equals RS0 + RSM, which 
defines the peak value of the overshoot voltage. The higher the series resistance is before 





4.3 Failure Prediction and Temperature Monitoring 
As diode continually conducting ESD current through its P-N junction, in-device 
temperature will gradually rise due to the inevitable self-heating effect. Come along with the 
self-heating and temperature rise, many side effects may occur, such as carrier mobility 
degradation, increased leakage current, etc. More importantly, if ESD stress continues and the in-
device temperature keep rising, a failure temperature will be reached at the hotspot of device, 
which will cause irreversible damage to the device. 
Thermal failure by reaching the critical temperature is a common factor for 
semiconductor hard failure. The other is gate oxide breakdown or dielectric punch-through. 
Given the reality that P-N junction is one key structure for most ESD device and sustains the 
majority of ESD current during stress, it is very useful for designing robust ESD protection if the 
temperature variation at the hotspot of P-N junction can be monitored, and further, thermal 
failure due to reaching critical temperature can be predicted. 
There is a common way to model temperature variation in a single structure by 
establishing a thermal network. The method in Chapter 2 provide a good balanced version of 
thermal network that the three-stage thermal circuit achieves both accuracy and low complexity. 
Thus we can use this three-stage thermal network as failure prediction model, and a temperature 
monitor to assist simulate thermal behavior in the comprehensive diode model. 
 
4.4 Modeling of On-resistance Variation of Diode at High Current Region  
An ideal diode model assumes the current of diode conducting follows equation 
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I𝑑 = 𝐼𝑆 ∙ (𝑒
𝑉𝐷
𝑛𝑉𝑇 − 1)                                                       (4.5) 
where IS is the reverse bias saturation current. VD is the voltage across the diode and VT as the 




                                                                           (4.6) 
Where k is the Boltzmann constant, T is the absolute temperature of the P-N junction in Kalvin, 
and q is magnitude of charge of an electron. 
These equation is accurate if the operation of diode is confined at low current region, but 
as the conducting current rise, the measured I-V will deviate from the ideal I-V curve of a diode. 
In other words, the current of forward conducting diode will saturated at high current region. 
And such saturation may go even obvious before the second breakdown point that the I-V curve 
will become almost flat near the end.  
The saturation phenomena can be explained by carrier velocity saturation at high current 
end. The corresponding effect is included in the conduction equation by introducing a mobility 
reduction factor [69]. 








                                                       















4 ∙ 𝐷𝑈 ∙ 𝐸𝐶,𝑒𝑓𝑓
𝐸𝐶𝑅𝐼𝑇
                                                 (4.7) 
where EC,eff is given by  
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𝐸𝐶,𝑒𝑓𝑓 = √𝐸𝐶𝑂𝑅𝑁2 + (2 ∙ 𝐷𝑈 ∙ 𝐸𝐶𝑅𝐼𝑇)2 − (2 ∙ 𝐷𝑈 ∙ 𝐸𝐶𝑅𝐼𝑇)                          (4.8) 




                                                                            (4.9) 
V21,eff  is effective voltage value across the non-linear resistor. 
𝑉21,𝑒𝑓𝑓 =
2 ∙ 𝑉21 ∙ 𝑉𝑠𝑎𝑡
√(𝑉21 − 𝑉𝑠𝑎𝑡)2 + 4 ∙ 𝐴𝑇𝑆2 + √(𝑉21 + 𝑉𝑠𝑎𝑡)2 + 4 ∙ 𝐴𝑇𝑆2
                   (4.10) 
In the above expressions, ATS is the saturation smoothing parameter with a default value of 0. 
ECORN and ECRIT are velocity saturation field strength at corner and overall critical value. DU 
is mobility reduction at ECORN with a default value of 0.02. 






(1 − 𝑓𝑑𝑒𝑝𝑙√𝐷𝑃 + 𝑉21)
𝜇𝑟
                                                    (4.11) 
where R0 is the normalized resistance at room temperature, usually the resistance before an ESD 
stress is applied. fdepl is the depletion factor defined as  
𝑓𝑑𝑒𝑝𝑙 = max (
√𝐷𝑃










)     (4.12) 
In the above expressions, DFL, DFW and DFWL are depletion factor coefficient for length, 
width and area. The default value for these coefficient are 0 for ideal diode assuming depletion 
region is neglectable. DFINF is depletion factor coefficient for wide/long device. Its value 
depends on device dimension. DP is the depletion potential. And finally, the current through this 
resistor is calculated as  
69 
 
𝐼 = 𝑔 ∙ 𝑉21                                                                    (4.13) 
However, the on-resistance of diode at high current region cannot be explained by carrier 
velocity saturation alone. Figure 4-2 gives tested I-V curves under different TLP pulse width for 
a single diode. It can be see that I-V curves of the diode saturated at high current end, and 
moreover, the on-resistance variations for different TLP pulse width are different. The saturation 
of long pulse (200 ns, 500 ns) starts at earlier current level than the short pulse (10 ns 50 ns). 
With longer TLP pulse, the I-V curve bends more to the voltage axis. This cannot be explained 
by the velocity saturation at high current region theory because the current levels are the same 
for all pulse widths, but saturation conditions are distinct. In that case, we must re-introduced the 
self-heating effect, which is also the same effect responsible for device thermal failure, as an 
additional factor that cause on-resistance variation in the high current region. 
It is well accepted that the resistance of semiconductor material will increase with the rise 
of the temperature. The common equation to describe the temperature dependent behavior of 
resistance is  
𝑅 = 𝑅0 ∙ (1 + 𝛼 ∙ ∆𝑇 + 𝛽 ∙ ∆𝑇
2)                                                       (4.14) 
where R0 is the normalized resistance before stress is applied, or the resistance increment at 
background temperature. ΔT is the temperature offset in Kelvin, namely the temperature 
increment between device temperature and background temperature. α and β are the linear and 






Figure 4-2 Measured TLP I-V curves under different pulse widths, ranging from 10ns to 500ns. 
 
4.5 Parameter Extraction and Simulation Results 
The compact models related to different ESD phenomena are incorporated into SPICE 
based simulation tools. With proper fitting with measurement data, model parameters are 
extracted and the comprehensive diode model can reproduce device behavior under ESD stresses. 
The full schematic of this comprehensive diode model is shown below Figure 4-3. First, there is 
a diode model as a core model to simulate an ideal diode forward turn-on from low current to 
high current region without any on-resistance variation. In series with which, there is a non-
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linear resistor model which adds extra variable resistance to the diode at high current. If failure 
event need to be simulated, a short-circuit switch can be place in parallel with the diode, which is 
controlled by the three-stage thermal circuit model, once a critical temperature is reached during 
simulation, the switch closes, turning the whole sub-circuit into low resistance state, just as the 
second breakdown point. To enable overshoot simulation in transient simulation mode, the diode 
model must be modified to add extra overshoot related parameters. Then the transient resistance 
of a diode at its turn-on stage is no longer constant, but a variable. 
 
 
Figure 4-3 Full schematic of comprehensive diode model. 
 
First, the voltage overshoot phenomena can be simulated by fitting related parameters of 
RS0, RSM, Q0, QM. The extraction of which can come from two ways. If process information is 
available as described in 4.2, these parameters can be derived by well doping concentration and 
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device dimension. However, such information is not always available for circuit designer. Thus, 
by fitting measured overshoot waveform with simulation can also yield correct parameters. From 
below Figure 4-4 it can be observed the overshoot phenomenon is mostly about the transient 
voltage appears as a high but short duration peak at the beginning of the transient voltage 
waveform. Although there is delay of full conducting observed from the transient current 
waveform, it is believed a diode functions as a current source, which makes the current delay 
neglectable. More important, due to the thin gate oxide that ESD unit usually protects, voltage 
overshoot is more concerned about and must be prevented as much as possible. 
 




Based on the transient simulation of voltage and current waveform, a TLP like simulation 
can be performed by extracting 70%-90% of each waveform and connecting them as a TLP I-V 
curve. Figure 4-5 gives each simulation result of TLP test under 10ns to 500ns pulses. Compared 
to measured curves, we can observe the simulation I-V curves are very close to measured I-V 
curves, namely the simulation well fit the measurement. Such result indicates by introducing 
velocity saturation and self-heating effects at high current region, the on-resistance variation 











Figure 4-5 TLP I-V simulations fit with measured I-V under different pulse width, ranging from 





The comprehensive diode model consists of several compact models to simulate device 
behavior under ESD stress. An ESD pulse will stress the diode from low current turn-on to high 
current saturation and finally to its thermal breakdown point. In that case, not only conventional 
device models for normal circuit simulation, but specialized ESD models are required. Moreover, 
though it is a straight-forward method to use failure current or voltage level as the failure criteria 
for ESD simulation, to achieve failure prediction under different ESD stress conditions, a 
thermal circuit model is more suitable to be embedded to monitor the temperature increment 
during stress and predict the final thermal failure if a critical temperature value is reached. 
Besides the ESD I-V simulation, due to the transient property of ESD stresses, it is very 
important to simulate transient voltage and current response as well, especially the overshoot 
phenomena due to device turn-on delay. Thus, an overshoot model is applied to the 
comprehensive diode model to reproduce forward recovery of diode and monitor possible early 








CHAPTER 5 INVESTIGATION ON FORWARD TRANSIENT 
CHARACTERISTICS OF GaN P-N DIODES ON BULK GaN 
SUBSTRATE 
5.1 Introduction 
Gallium nitride (GaN) based devices are very promising candidates for various power 
and high-frequency applications owing to the high breakdown electric field, high electron 
mobility and high thermal conductivity of GaN [70]. Despite of the difficulty and high cost in 
fabricating high-quality GaN bulk substrate, vertical GaN power devices possess low density of 
defects and exhibit better performance than those on sapphire, SiC or Si substrates [71]. 
As the most fundamental structure, p-n junction diode carries the basic capability and 
quality of a semiconductor material. To this end, it is continuously optimized to achieve higher 
operating voltage. In recent years, the reverse breakdown voltage of vertical GaN p-n diode is 
dramatically increased to over thousands of volts [72]. On the other hand, it is imperative to 
evaluate its performance in forward bias condition, especially during fast transient event, for 
possible applications of switching and electrostatic discharge. 
In this chapter, vertical GaN p-n diodes are fabricated [73], and the transient 
characteristics in forward bias condition are revealed [74]. Quasi-static I-V curves obtained by a 
TLP system exhibit the on-resistance decreases under high voltage stresses.  By looking into 
transient waveforms picked at high current region, an overshoot peak can be observed at the very 




5.2 Experiments and Analysis 
The cross-sections of the GaN diodes are shown in Figure 5-1. The cathode is on the back 
side of a 400 μm thick n-type bulk GaN substrate. Above which, there are 2 μm n+ GaN buffer 
layer and 10 μm n- GaN drift layer with Si doping concentration of 21018cm-3 and 1.51016cm-3, 
respectively. The p-type regions of the GaN diodes consist of a 500 nm low doped (Mg: 
11018cm-3) p- GaN layer and a 10 nm thick p++ GaN (Mg: 21020cm-3) layer. Metalized 
electrodes are formed by wet etch and a Ti/Al/Au stack for both anode and cathode. As shown in 
right half of Figure 5-1, to reduce reverse leakage current thus improving breakdown voltage, the 
diode can be covered by a layer of spin-on-glass (SOG), coated with the Ti/Al/Au, namely the 
field plate. The GaN diode with field plate can achieve breakdown voltage of 1700V. The 
bottom diameter of the diode is 110 μm, and both vertical GaN diodes with and without field 
plate share the same n-type substrate. 
 
Figure 5-1 Cross-section of the GaN on GaN substrate P-N diodes without field plate (left) and 




Transient characteristics of the vertical GaN p-n diode are investigated as the diode is 
forward biased by a series of fast pulses. Transient pulses are applied by a TLP system. The TLP 
system generates a sequence of rectangular current pulses with increasing magnitude. By 
averaging the voltage/current values at the later portion (typically 70% ~ 90%) of each reflected 
waveforms, a quasi-static I-V curve is obtained.  
In the experiment, two modes of TLP test are employed: the standard TLP generating 100 ns 
width pulses, and the very fast TLP (VFTLP) which gives much shorter pulses of 10 ns pulse 
width. Both modes have a steep rise edge of 300 ps to avoid turn-on delay induced by instrument. 
I-V curves of tested GaN diode are plotted in Figure 5-2. A typical I-V for a forward biased 
diode is extracted when applying a series of TLP pulses of 100 ns pulse width. The on-resistance 
is around 2.5 Ω. Before it fully turns on the diode endures a high resistant state (~10 Ω) for a few 
steps. The I-V curve under short pulses of 10 ns pulse width, however, shows a much longer 
stage of high resistant. The diode keeps a high resistance of 12 Ω until 33 V and turns into low 
resistance state. The disparity of on-resistance under different pulse width exists in both vertical 
GaN diodes with and without field plat. 
To figure out the cause for the disparity of I-V under different pulse stresses, Transient 
waveforms are picked at different stages of I-V curves. Figure 5-3(a) shows transient 
voltage/current waveforms for 10 ns vfTLP stresses. First, waveforms at the early stage of GaN 
forward bias are plotted.  There is little current flowing through the GaN diode, and both 
transient voltage and current show a flat waveform. When stressing pulse rises from 20 V to 
100V, transient current increased obviously, but on-resistance still stays high. As pulse 
magnitude increasing, the I-V curve is inflected into a low resistant state of 2.5 Ω. It is much 
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more obvious on transient waveforms of 200V pulse that current is swelling up while voltage is 
dropping within 10 ns, which makes a lower on-resistance. It indicates the vertical GaN diode 
turns on gradually at high stress level. The changing current/voltage gradually decays to a stable 
value if the pulse is long enough, as shown in Figure 5-3(b). With sufficient stress duration, 100 
ns TLP pulses are able to fully turn-on the GaN diode even at low level of 100 V. 
 
Figure 5-2 Quasi-static I-V curves of vertical GaN diodes, w/i field plate (solid) and w/o field 
plate (hollow), under 100ns (blue) and 10ns (red) pulse width. 
 
During the turnon of the vertical GaN diode in high injection conditions, the diode 
appears to be inductive and an overshoot voltage is observed decreasing with time to the normal 
forward voltage. This phenomenon is called forward recovery. The delay of GaN diode turn-on 
is due to conductivity modulation and transit time, which can be described as the changing 
resistance of lowly doped region of a diode [68] as equation (4.1) in chapter 4. 
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 For pulse duration shorter than τ, not enough charge can be established and therefore the 
diode tends to be high resistance of RS0+RSM. With increasing Id level and longer pulses, the 
series resistance becomes much lower. On the other hand, due to the thick n- GaN layers with 
low doping concentration for high voltage application, the vertical GaN diode suffers severe 
overshoot at the beginning of pulse and requires considerable time to decay to stabilized stage. 
When extracting the quasi-static I-V by averaging voltage/current value at 70% ~ 90% of pulse 
duration, long pulses carry sufficient stress energy to fully turn-on the diode, while conductivity 
modulation may be still underway for short pulses. It well explains different I-V curves obtained 






Figure 5-3 Transient voltage (upper figures) and current (lower figures) waveforms for 10ns (a) 
and 100ns (b) stress pulses. 
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 It isn’t hard to explain the difference between 10ns and 100ns I-V curves if we observe 
the transient waveforms for 10ns pulses and 100ns pulses together. Figure 5-4 overlaps the 
voltage waveforms for 10ns pulse tests and 100ns pulse tests at pulse voltage = 20V, 100V and 
200V. It can be observed the 10ns voltage waveforms overlap with the early portion of 100ns 
voltage waveform. However, due to the different average windows for 100ns(70ns ~ 90ns) TLP 
test and 10ns(7ns ~ 9ns) vfTLP test, I-V curves for 100ns and 10ns are different. Since the 
average window for 10ns pulse is between 7ns and 9ns when the vertical GaN diode is still not 
fully turned on, the 10ns I-V curve has higher voltage value than the 100ns I-V curve. 
 
Figure 5-4 Voltage waveform Comparison of 10ns vfTLP test and 100ns TLP test. Waveforms 






5.3 Turn-on Characteristics of Vertical GaN diode under Different Temperature  
Further experiment is carried out on how different ambient temperature will influence the 
turn-on of vertical GaN diode. Since the vertical GaN diode is initially designed for power 
electronics applications, such as rectification sustain high voltage stress, output drive, which may 
requires the device to work under high voltage, high current conditions, and inevitably, the 
temperature of the diode will rise. Figure 5-5 shows the I-V curves for different pulse width 
(10ns and 100ns) tested under room temperature (25oC) and high temperature (125 oC). It can be 
seen the I-V curves under high temperature will shift right a little bit. 
 
Figure 5-5 TLP I-V curves for a vertical GaN diode with field plate under room temperature 
(25oC) and high temperature (25 oC), for short pulse (10ns) and long pulse (100ns). 
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 The shifting of I-V curve indicates the on-resistance of vertical GaN has increased after 
the ambient temperature raised during test. Since the TLP test only capture the average value of 
transient voltage and current within a portion of the full waveform. It’s better to view full 
transient waveforms under different test temperature. As shown in Figure 5-6, the transient 
voltage/current waveforms indicates on-resistance under high temperature environment has 
increased for whole stress duration. For 100ns long pulse, the transient waveforms shows on-
resistance increment caused by high temperature leading to lower current and higher voltage 
values, especially at the early portion of turn-on, which is the 10ns pulse test shows. Such on-
resistance increment has the similar causes in the silicon, the carrier mobility reduction and the 
self-heating effect. Since the 10ns vfTLP averages voltage/current value at the early portion of 
diode turn-on, the I-V curve shift for high temperature is more obvious than the 100ns TLP I-V 
curve. 
 
Figure 5-6 Comparison of transient voltage/current waveforms at Vpulse=200V, ambient 





Vertical GaN diode for high voltage applications is fabricated and experiments on its 
transient characteristics in forward bias conduction are carried out. Quasi-static I-V 
characteristics are obtained by using fast stress sources of TLP/vfTLP. It shows that vertical GaN 
diode turns on gradually, and its I-V varies with different pulse width applied. Transient 
waveforms obtained at different stages of diode forward conducting exhibit an overshoot voltage 
with significant amplitude. Due to the thick n- GaN layers with low doping concentration, 




CHAPTER 6 SUMMARY AND OUTLOOK 
ESD failure is a real threat to the semiconductor products, causing major IC failure and 
malfunction. It is imperative to design proper ESD protection for various IC applications. Due to 
limited ESD design window and special requirement of specific IC applications, an universal 
ESD protection for all IC products is impossible. An ideal solution is to design the ESD 
protection according to the IC chip with ESD evaluation prior to manufacture to optimize its 
ESD robustness. In that case, circuit level ESD simulation and ESD models for components are 
needed. 
One critical issue about ESD is evaluate device’s ESD capability and predict possible 
failure. For that, specialized failure models are required to be integrated into the simulation tools. 
Since there are two major damage caused by ESD stresses, one is the dielectric punch-through, 
basically occurs as gate oxide breakdown in CMOS process, which is related to electric field. 
The other is thermal failure, like junction thermal failure or interconnection metal melting. This 
paper focuses on the junction thermal failure, which is very common in semiconductor, and 
established a simple failure model using temperature increment as the failure criterion.  Based on 
the analogy of electrical heat conductions, the heat conduction in silicon during an ESD stress 
can be mapped into an electrical circuit. Simulating thermal voltage variation in this thermal 
circuit will reproduce heat conduction in device, and when a critical temperature is reached, a 
thermal failure occurs. With this thermal circuit model, it is possible to monitor in-device 
temperature rise during stress and predict thermal failure, thus the ESD design can be improved 
prior to manufacture. 
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To accurately simulate thermal failure in device, the failure criterion, namely the failure 
temperature must be defined first. Since the type and material of semiconductor devices vary, 
failure criteria for devices are different. On the other hand, due to the transient characteristic of 
ESD pulses, it is almost impossible to measure in-device temperature increment within such 
short time duration. In other words, direct measurement of failure temperature is unavailable as a 
model parameter extraction method. In that case, a new method to give close estimation of 
device thermal failure temperature is proposed in this paper.  
Based on the assumption that thermal conduction is a adiabatic process during very short 
timeframe that there is only heat generation and no time for heat to dissipate into deep silicon, a 
one-pole approximation is established to provide accurate failure temperature estimation under 
very short pulse. The extraction results show the failure temperature for P-N junction device is a 
bit higher than the intrinsic temperature, which supports the failure temperature theory that at 
high current levels, secondary breakdown occurs once heat produces enough minority carriers to 
support the increasing current without raising the electric field.  
As an estimation, the accuracy of this method may be concerned about. In this paper, the 
discussion of the accuracy of estimation method concludes there are overestimation and 
underestimation in the approximation which offset each other, and the estimation is more 
accurate for short pulses. 
Further, with the failure model available, it is possible to combine all ESD related 
compact models as a comprehensive model to simulate device behavior under ESD stress from 
low current turn-on to high current region, and even its final failure point. In this paper, a 
comprehensive diode model is proposed. ESD related phenomena, such as overshoot, on-
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resistance variation at high current region and thermal failure, are included as compact models in 
it. Together with conventional diode models, we are able to simulate diode forward conducting 
under ESD stresses. 
The ESD issue is not only a silicon based problem, but it exists widely in all kinds of 
semiconductor devices. For power electronic device on GaN, the high power capability and high 
breakdown voltage may largely increase its ESD robustness, but accordingly, the requirement for 
ESD capability rises. In the last chapter, an investigation on forward transient characteristics of 
GaN P-N diodes on bulk GaN substrate is proposed. Similar to P-N diodes on silicon, the vertical 
GaN P-N diodes show overshoot or forward recovery phenomenon under transient ESD pulse, 
but with larger overshoot peaks and longer turn-on delay. Such phenomenon may attributes to 
the property of GaN and thicker epitaxy layer for longer time to establish conductivity 
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